Abstract. Baikal-GVD will be a neutrino telescope at the cubic-kilometer scale in Lake Baikal. The first out of 10-12 clusters of the first phase of GVD has been deployed and commissioned in April 2015. This paper describes design and implementation of the dataacquisition system of GVD.
Introduction
Baikal-GVD is a neutrino telescope of a new generation with an effective volume of ∼1 km 3 [1]. It will consist of functionally independent clusters, each consisting of 8 strings each carrying 36 optical modules (OMs). The OMs consist of pressure-tight glass spheres housing 10 Hamamatsu R7081-100 photomultiplier tubes (PMTs) and the control electronics [2] .
The OMs on a string are grouped into sections -the lowest-level DAQ units, each of them serving 12 OMs. A section is a complete detection unit that forms a section trigger and provides data transmission from the OMs to the cluster DAQ center. Each string includes several sections, at present 2, in the future up to 4. The optimum number and configuration of the sections depend on the distance between the OMs and the instrumented length of the strings. Structuring into sections and clusters provides flexibility in adapting to the actual scientific requirements [3] . 
Detection system and digitizing
The OMs house the PMT and electronics: a high-voltage power supply (SHV 12-2.0 K 1000 P, produced by TRACO Electronic AG), an OM controller (on the basis of a C8051F121 SiLabs micro-controller, designed and manufactured by SNIIP-AUNIS Ltd), a passive PMT divider (18 M ), a fast two-channel preamplifier and two calibration LEDs (about 470 nm wavelength). The analog signals from the PMTs pass through a two-channel amplifier and a dedicated deep-water cable 90 m long and then arrive at the center of the section, at the analog-to-digital converter (ADC) board for digitization and processing.
The analog signals are digitized in 12-channel ADC boards located at the center of the section. The functional diagram of one measuring channel of the ADC board is shown in Fig. 1 . Each spectrometric channel is based on an AD9430 ADC with a resolution of 12 bit and a sampling frequency of 200 MHz. When digitized, the signal from the ADC is translated into the Xilinx Spartan-6 field-programmable gate array (FPGA). The FPGA software loaded over the data transmission channel ensures control and frontend processing of data arriving from the ADC. The 12 Kbyte FPGA memory buffer allows acquisition of data on the input signal waveform over a time frame as long as 5 s.
A peak detector and a multichannel analyzer are connected to the measuring channel. They accumulate monitoring data (amplitude histograms) allowing control of the measuring channel performance. The trigger is based on the information formed in the channels of requests of ADC board. Each channel of requests includes a signal smoothing device (smoothing level, 1-8) and a two-level digital comparator with adjustable thresholds (low threshold L and high threshold H). Depending on the stated physical task, the values of the comparator thresholds may vary for different channels and, in normal operating mode of the detector, are 0.3 and 3.0 p.e. for L and H, respectively. The expected counting rate of an 8-string cluster at these thresholds is ∼100 Hz.
Triggering and data transmission
An effective suppression of noise events is achieved by using flexible andtunable trigger conditions in the requests analyzer. A Spartan-6 FPGA logic has been configured for generating a trigger, reading data from the ADC channels, and transmitting them over the Ethernet channel (the integrated network 100Base-TX interface) into the data acquisition center.
As a result of processing of L and H channel requests from all ADC channels of the section, the requests analyzer forms a request of the section. The embedded hardware-software Coincidence Matrix
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Very Large Volume Neutrino Telescope (VLVnT-2015) module (12H × 12L) is used to process requests of the channels. This module provides the simplest and fastest method for generating the section request. The trigger system is operative in two modes: majority coincidences of the L request signals in the selected time interval ("L trigger") and coincidences of the L and H requests in any neighboring optical modules (" L&H trigger").
The request signals of all sections are sent to the cluster center, where the acknowledgement signal being a common trigger for all strings is generated. The trigger signal initiates the generation of a common signal "Stop" for all measuring channels, read-out of the ADC data buffer, formation of the output buffer (the time frame) and its transmission to the DAQ center. The delay time of the common trigger is ∼15 s (the delay of the signal passage through 1.2-km line from the central module to the cluster center and backward, as well as the delay in the electronic units). For each channel, the beginning of the time frame may vary within a range of 0-30 s relative to the moment of trigger arrival. The Spartan-6 FPGA logic also provides a real time data processing. As a result of this processing, only those parts of the time frame are transmitted to the data acquisition center where an excess over the threshold is observed. In this case, the data compression ratio is as large as 10 2 . The underwater local-area network (LAN) of the Baikal-GVD is a branched structure of star topology, consisting of a group of communication channels for data exchange between different detector units. Each ADC board with a Spartan-6 FPGA chip at the section center has its own IP address in the cluster LAN, which allows access to it and data readout from the registers according to the TCP/IP protocol. The functional diagram of the Baikal-GVD cluster triggering and data transmission system is shown in Fig. 2. 
The first Baikal-GVD cluster
In April 2015 the first cluster of Baikal-GVD was deployed in Lake Baikal and commissioned [1] . The DAQ system of this first full-scale cluster is identical to the data acquisition system of the Gigaton 05004-p.3
